

PR039 Memristive Neural Network

Wuhan University Advisors: Chang Sheng

> Tang Zhiri, Chen Yanhua



Headline Sponsor



Organizer



University Progam Sponsor



Sponsors





Distribution Partner

University Progam Sponsor







MNN Algorithm Design





Modified HP Model

raditional HP model
$$U(t) = \left[R_{off} - (R_{off} - R_{on})\mu_{v}\frac{R_{on}}{D^{2}}\int_{-\infty}^{t}I(t)dt\right]I(t)$$

Modified HP model

When I(t) is fixed to 1, the above formula is simplified as:

$$\begin{split} U(t) &= \left[R_{off} - (R_{off} - R_{on}) \mu_v \frac{R_{on}}{D^2} \int_{-\infty}^t dt \right] = k_1 - k_2 \Delta t \\ \text{o we can get:} \\ M(t) &= \frac{U(t)}{I(t)} = k_1 - k_2 \Delta t \end{split}$$

The memristor has a linear relationship with the time



Modified HP Model

PR039

Grand Final

Modified HP model

$$M(t) = \frac{U(t)}{I(t)} = k_1 - k_2 \Delta t$$



Memristor-time module



Unsupervised Spike Response Model

PR039

- PSP(Post synaptic potential)
- SRM(Spike response model)

Simplify for hardware implement





Unsupervised Spike Response Model

STDP!!!

PR039

• Learning process





Design

Hardware Architecture of MNN

 Network flow **Spike Input Calculation Output** Input layer output spike Output layer + 1 black-pixel spike I↑ white-pixel spike Calculation (PSP&SRM) **Memristor-time** Control Module black-pixel white-pixel Module spike spike output Is 💮 spike Memristor model





Hardware Architecture of MNN

• Weight sharing mechanism







2018 Grand Final

PR039

Hardware Architecture of MNN

Circuit diagram of memristor-time module

Circuit diagram of neuron module with weight sharing mechanism





Pattern Recognition Results



(a)The 9*9*5 network training images.

(b) The change of memristor's value in training process without weight share mechanism.

(c) The change of memristor's value in training process with weight share mechanism.



Pattern Recognition Results

PR039

Random noise are added to each types of standard images and having 150 sets of imagestotal of 750 images

		Expectation						
		Z	V	Ν	X	С		
Evpori	Z	149	0	0	1	0		
experi	V	0	149	0	0	1		
rocult	Ν	1	0	148	0	1		
s	Х	0	1	0	149	0		
	С	0	1	1	0	148		





Resource Occupancy

PR039

Resource occupancies of different scale networks on Stratix V

Network	Without	With	
scale	weight	weight	
	sharing	sharing	
	(in ALMs)	(in ALMs)	
3*3*3	199	122	
5*5*3	395	214	
7*7*3	516	237	
5*5*5	869	428	
7*7*5	1309	475	
9*9*5	1917	540	

Resource occupancies of a 3*3*3 network on different hardware platforms

Hardware platforms	Without	With
	weight	weight
	sharing	sharing
Stratix V(in ALMs)	199	122
Cyclone 10(Total LE)	542	477
Arria 10(in ALMs)	203	130



Resource Occupancy





Processing Speed

PR039

Maximum clock frequency without weight sharing mechanism

Maximum clock frequency with weight sharing mechanism

Fmax	Stratix	Cyclone	Arria	Fmax	Stratix	Cyclone	Arria
(MHz)	V	10	10	(MHz)	V	10	10
9*9*5	247.52	128.3	235.02	9*9*5	249.88	140.11	248.76
7*7*5	243.07	125.06	226.55	7*7*5	258.93	137.78	245.16
5*5*5	256.54	126.5	227.32	5*5*5	267.52	138.5	240.21
7*7*3	248.51	126.21	242.01	7*7*3	242.84	137.87	244.74
5*5*3	250.69	125.42	237.25	5*5*3	258.2	136.87	246.37
3*3*3	270.12	126.29	246.67	3*3*3	250.25	138.08	244.98



Performance Comparison

Design	Original model[24]	Modified	Our method	Our method
	(two-compartment)	model[24]		
		(two-compartment)		
Platform	Cyclone IV:	Cyclone IV:	Cyclone IV:	Stratix V:
	EP4CE115	EP4CE115	EP4CE115	5SGXEA7N2F45
Recourse	3250 (LE)	3031 (LE)	135 (LE)	70 (in ALMs)
Mem-bits	122880	0	0	0
Multiplier	288	0	0	0
PLLs	0	0	0	0
Fmax	17.66MHz	40.68MHz	86.21MHz	181.16MHz



- **1** Design modified HP model which can convert the time information into the value of memristor
- 2 Simplify PSP and SRM model for hard ware implement
- **3** A weight sharing mechanism is designed
- **4** The processing speed is optimized by **pipeline and clock constraints**



Thanks!